

MOSFET - N-Channel, POWERTRENCH® 100 V, 12 A, 110 m Ω

FDMC3612, FDMC3612-L701

General Description

This N-Channel MOSFET is produced using onsemi's advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.


Features

- Max $r_{DS(on)} = 110 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 3.3 \text{ A}$
- Max $r_{DS(on)} = 122 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 3.0 \text{ A}$
- Low Profile 1 mm Max in Power 33
- 100% UIL Tested
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC DC Conversion
- PSE Switch





Bottom

WDFN8 3.3x3.3, 0.65P CASE 511DR FDMC3612





Тор

Bottom WDFN8 3.3x3.3, 0.65P

CASE 511DQ

FDMC3612-L701

MARKING DIAGRAM





FDMC3612


FDMC3612-L701

FDMC3612 = Specific Device Code = Assembly Location XY = 2-Digit Date Code

ΚK = 2-Digit Lot Run Traceability Code

= Wafer Lot Number YW = Assembly Start Week

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

MOSFET MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)


Symbol	Parameter				Unit
V _{DS}	Drain to Source Voltage			100	V
V_{GS}	Gate to Source Voltage			±20	V
	Drain Current	Continuous	T _C = 25°C	12	Α
I _D		Continuous (Note 1a)	T _A = 25°C	3.3	
		Pulsed		15	
E _{AS}	Single Pulse Avalanche Energy (Note 2)			32	mJ
P_{D}	Power Dissipation $T_C = 25^{\circ}C$			35	W
	Power Dissipation (Note 1a) $T_A = 25^{\circ}C$				
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to + 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter		Unit
Rejc	Thermal Resistance, Junction to Case	3.5	°C/W
RθJA	Thermal Resistance, Junction to Ambient (Note 1a)		

^{1.} $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 53° C/W when mounted on a 1 in² pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

2. Starting T_J = 25°C; N-ch: L = 1 mH, I_{AS} = 8 A, V_{DD} = 90 V, V_{GS} = 10 V.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS				•	•
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	_	_	V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Co- efficient	I_D = 250 μ A, referenced to 25°C	-	109	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V	-	-	1	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V	-	-	±100	nA
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.0	2.5	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	-	-7	-	mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 3.3 A	-	92	110	mΩ
		V _{GS} = 6 V, I _D = 3.0 A	-	98	122	1
		V _{GS} = 10 V, I _D = 3.3 A, T _J = 125°C	-	177	212	1
9FS	Forward Transconductance	V _{DS} = 10 V, I _D = 3.3 A	-	13	_	S
OYNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 50 V, V _{GS} = 0 V, f = 1 MHz	-	662	880	pF
C _{oss}	Output Capacitance	1	-	40	55	pF
C _{rss}	Reverse Transfer Capacitance	1	-	23	35	pF
Rg	Gate Resistance		-	1.3	_	Ω
SWITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 3.3 \text{ A}, V_{GS} = 10 \text{ V},$	-	7.4	15	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	2.8	10	ns
t _{d(off)}	Turn-Off Delay Time	1	-	19	34	ns
t _f	Fall Time	1	-	2	10	ns
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V, V _{DD} = 50 V, I _D = 3.3 A	-	14.4	21	nC
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 5 V, V _{DD} = 50 V, I _D = 3.3 A	-	7.9	12	nC
Q _{gs}	Total Gate Charge	V _{DD} = 50 V, I _D = 3.3 A	-	2.3	_	nC
Q _{gd}	Gate to Drain "Miller" Charge	1	-	3.7	_	nC
DRAIN-SOL	JRCE DIODE CHARACTERISTICS			•		
V _{SD}	Source to Drain Diode Forward	V _{GS} = 0 V, I _S = 3.3 A (Note 3)	-	0.88	1.2	V
	Voltage	V _{GS} = 0 V, I _S = 2 A (Note 3)	-	0.77	1.2	1
t _{rr}	Reverse Recovery Time	I _F = 3.3 A, di/dt = 100 A/μs	-	34	55	ns
Q _{rr}	Reverse Recovery Charge	1	-	37	60	nC
	I .					1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve


ORDERING INFORMATION


Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDMC3612	FDMC3612	WDFN8 3.3x3.3, 0.65P Power 33 (Pb-Free)	13"	12 mm	3000 / Tape & Reel
FDMC3612-L701	FDMC3612	WDFN8 3.3x3.3, 0.65P Power 33 (Pb-Free)	13"	12 mm	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

WDFN8 3.3x3.3, 0.65P CASE 511DQ


ISSUE 0







3.20

SIDE VIEW







UNLESS SPECIFIED **BOTTOM VIEW** (OPTION B)

RECOMMENDED LAND PATTERN


Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON13648G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.


DESCRIPTION: WDFN8 3.3X3.3, 0.65P PAGE 1 OF 2


ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

WDFN8 3.3x3.3, 0.65P CASE 511DQ ISSUE O

DATE 31 OCT 2016







ALL DIMENSIONS AS PER OPTION A
UNLESS SPECIFIED
BOTTOM VIEW
(OPTION C)

NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-240.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
- E. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. BURRS OR MOLD FLASH SHALL NOT EXCEED 0.10MM.

DOCUMENT NUMBER:	98AON13648G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 2 OF 2	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.






DATE 02 FEB 2022

NOTES:

- A. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- B. SEATING PLANE IS DEFINED BY TERMINAL TIPS ONLY
- C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS. MOLD FLASH PROTRUSION OR GATE BURR DOES NOT EXCEED 0.150MM.


DIM	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.70	0.75	0.80	
A1	0.00	ı	0.05	
А3	0.15	0.20	0.25	
b	0.27	0.32	0.37	
D	3.20	3.30	3.40	
D1	3.10	3.20	3.30	
D3	2.17	2.27	2.37	
Е	3.20	3.30	3.40	
E1	2.90	3.00	3.10	
E2	1.95	2.05	2.15	
E3	0.15	0.20	0.25	
E4	0.30	0.40	0.50	
E5	0.40 REF			
е	0.65 BSC			
L	0.30	0.40	0.50	
θ	0°	-	12°	




RECOMMENDED LAND PATTERN

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

○ 0.10 C 2X В E1 PIN1 □ 0.10 C IDENT TOP VIEW





5

b (8X)

GENERIC MARKING DIAGRAM*

XXXX AYWW=

E4 (3X)

е

XXXX = Specific Device Code = Assembly Location = Year = Work Week ww = Pb-Free Package

0.10**M** C A B

0.05**M** C

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DESCRIPTION:		Printed versions are uncontrolled except when stamped CONTROLLED	PAGE 1 OF 1	
DOCUMENT NUMBER:	98AON13650G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi

FDMC3612 FDMC3612-L701